Altera Announces Quad-Core 64-bit ARM Cortex-A53 for
Stratix 10 SoCs
發(fā)布時間:2013-10-30 來源:Altera 責(zé)任編輯:xueqi
[Introduction]Altera Announces Quad-Core 64-bit ARM Cortex-A53 for Stratix 10 SoCs,Manufactured on Intel’s 14 nm Tri-Gate Process, it will offer exceptional adaptability, performance, power efficiency and design productivity for a broad range of applications, Altera Stratix® 10 SoCs Will Deliver Industry’s Most Versatile Heterogeneous Computing Platform.
Altera Corporation (NASDAQ: ALTR) today announced that its Stratix 10 SoC devices, manufactured on Intel’s 14 nm Tri-Gate process, will incorporate a high-performance, quad-core 64-bit ARM Cortex™-A53 processor system, complementing the device’s floating-point digital signal processing (DSP) blocks and high-performance FPGA fabric. Coupled with Altera’s advanced system-level design tools, including OpenCL, this versatile heterogeneous computing platform will offer exceptional adaptability, performance, power efficiency and design productivity for a broad range of applications, including data center computing acceleration, radar systems and communications infrastructure.
The ARM Cortex-A53 processor, the first 64-bit processor used on a SoC FPGA, is an ideal fit for use in Stratix 10 SoCs due to its performance, power efficiency, data throughput and advanced features. The Cortex-A53 is among the most power efficient of ARM’s application-class processors, and when delivered on the 14 nm Tri-Gate process will achieve more than six times more data throughput compared to today’s highest performing SoC FPGAs. The Cortex-A53 also delivers important features, such as virtualization support, 256TB memory reach and error correction code (ECC) on L1 and L2 caches. Furthermore, the Cortex-A53 core can run in 32-bit mode, which will run Cortex-A9 operating systems and code unmodified, allowing a smooth upgrade path from Altera’s 28 nm and 20 nm SoC FPGAs.
“ARM is pleased to see Altera adopting the lowest power 64-bit architecture as an ideal complement to DSP and FPGA processing elements to create a cutting-edge heterogeneous computing platform,” said Tom Cronk, executive vice president and general manager, Processor Division, ARM. “The Cortex-A53 processor delivers industry-leading power efficiency and outstanding performance levels, and it is supported by the ARM ecosystem and its innovative software community.”
Leveraging Intel’s 14 nm Tri-Gate process and an enhanced high-performance architecture, Altera Stratix 10 SoCs will have a programmable-logic performance level of more than 1GHz; two times the core performance of current high-end 28 nm FPGAs.
“High-end networking and communications infrastructure are rapidly migrating toward heterogeneous computing architectures to achieve maximum system performance and power efficiency,” said Linley Gwennap, principal analyst at The Linley Group, a leading embedded research firm. “What Altera is doing with its Stratix 10 SoC, both in terms of silicon convergence and high-level design tool support, puts the company at the forefront of delivering heterogeneous computing platforms and positions them well to capitalize on myriad opportunities.”
By standardizing on ARM processors across its three-generation SoC portfolio, Altera will offer software compatibility and a common ARM ecosystem of tools and operating system support. Embedded developers will be able to accelerate debug cycles with Altera’s SoC Embedded Design Suite (EDS) featuring the ARM Development Studio 5 (DS-5™) Altera® Edition toolkit, the industry’s only FPGA-adaptive debug tool, as well as use Altera’s software development kit (SDK) for OpenCL to create heterogeneous implementations using the OpenCL high-level design language .
“With Stratix 10 SoCs, designers will have a versatile and powerful heterogeneous compute platform enabling them to innovate and get to market faster,” said Danny Biran, senior vice president, corporate strategy and marketing at Altera. “This will be very exciting for customers as converged silicon continues to be the best solution for complex, high-performance applications.”
特別推薦
- 如何解決在開關(guān)模式電源中使用氮化鎵技術(shù)時面臨的挑戰(zhàn)?
- 不同拓?fù)浣Y(jié)構(gòu)中使用氮化鎵技術(shù)時面臨的挑戰(zhàn)有何差異?
- 多通道同步驅(qū)動技術(shù)中的死區(qū)時間納米級調(diào)控是如何具體實現(xiàn)的?
- 電壓放大器:定義、原理與技術(shù)應(yīng)用全景解析
- 減排新突破!意法半導(dǎo)體新加坡工廠冷卻系統(tǒng)升級,護(hù)航可持續(xù)發(fā)展
- 低排放革命!貿(mào)澤EIT系列聚焦可持續(xù)技術(shù)突破
技術(shù)文章更多>>
- 基于龍芯1D的智能水表,無機械結(jié)構(gòu)+NB-IoT遠(yuǎn)程監(jiān)測技術(shù)解析
- 工程師必看:晶振起振檢測全攻略
- 高功率鍍膜新突破!瑞典Ionautics HiPSTER 25電源首次運行
- 安森美SiC Cascode技術(shù):共源共柵結(jié)構(gòu)深度解析
- 晶振如何起振:深入解析石英晶體的壓電效應(yīng)
技術(shù)白皮書下載更多>>
- 車規(guī)與基于V2X的車輛協(xié)同主動避撞技術(shù)展望
- 數(shù)字隔離助力新能源汽車安全隔離的新挑戰(zhàn)
- 汽車模塊拋負(fù)載的解決方案
- 車用連接器的安全創(chuàng)新應(yīng)用
- Melexis Actuators Business Unit
- Position / Current Sensors - Triaxis Hall
熱門搜索